

Circuit-design Perspective of Foundry Announced MRAM

Associate Prof. **Hao Cai** National ASIC System Engineering Research Center Southeast University



Outlines

1. Introduction
2. Emerging NVMs: State of the Art
3. Recent work on MRAM

4. Highlight of Energy-aware spintronics

5. Conclusion and Perspective

About me

□ <u>MsC</u>, Lund Univ. 2009, <u>PhD</u>, TELECOM ParisTech, 2013

- □ Since 2018, Associate Prof., Southeast University, China,
- Affiliation: National **ASIC** System Engineering Research **Center**
- Emerging memory group: 1 Postdoc, 1 Phd, 12 MsC

■ Project Coordinator:

- Speculative MRAM (NSFC, 2020),
- TFET-VLSI (National Key Research and Development Program of China)
- Partner: Energy-efficient DRAM (NSFC, 2018)







About Southeast University

A research university, comprehensive with engineering as focus



About ASIC Center (SEU)

National ASIC System Engineering Research Center



Discussion

Research work during pandemic COVID-19
 (1) on-line group meeting + deadline setup
 (2) virtual conference participation (ISCA)
 (3) proposal (funding)

- □ Why MRAM and low-power matter
- Importance of foundry participation
 (1) integrated device manufacture (IDM, e.g., Everspin)
 (2) TSMC + SMIC + Globalfoundry

Why it matters | Published: 27 April 2020

Coronavirus pushes education online

Litao Sun 🖂, Yongming Tang & Wei Zuo

Nature Materials 19, 687(2020) | Cite this article 3137 Accesses | 9 Altmetric | Metrics

Litao Sun, Yongming Tang and Wei Zuo reflect on their experience of nationwide distance learning in China's universities during the COVID-19 outbreak.

The coronavirus disease 2019 (COVID-19) pandemic has shown scant respect for manmade borders and it took just three months to bring the world to a standstill, proving how intimately connected we are as earthlings. Following the outbreak of







Outlines

1. Introduction

2. Emerging NVMs: State of the Art

3. Recent work on MRAM

4. Highlight of Energy-aware spintronics

5. Conclusion and Perspective

Importance of emerging memories (1)

Power management is the main concern in Moore's law/More Moore
 Emerging memories offer zero-leakage in the standby scenario



Importance of emerging memories (2)



Energy-efficient on-chip memory

- Development of SRAM , innovation of std. unit/cache...
- Emerging memories replacement
- Non-von Neumann: Computing-in-memory

Typical emerging memories

Main emerging non-volatile memories: RRAM, PCRAM, MRAM

11

Very-low write energy~1pJ

Spintronic device

Fabrication last ten-years for MRAM

MRAM industry participation

Foundry announced MRAM info

- Versatile embedded memory in FD-SOI
- Energy efficient
- Fast write enables OTA updates
- Fast system wake-up
- No static leakage through eMRAM bitcell
- Fully integrated embedded memory solution with 22FDX[®] technology extensions
- Ideal for IoT, storage and compute applications

eMRAM Bit Cell

Copyright Globalfoundaries

Meanwhile, TSMC started volume production of 40nm Embedded Flash technology for automotive in 2018, and is now developing the 28nm Embedded Flash. This technical qualification is expected in 2019 for automobile electronics and micro controller units (MCU). At the mean time, TSMC is also developing Embedded MRAM, and Embedded RRAM in parallel to fulfill customers' need of continuous performance improvement and powerconsumption reduction. 40nm ULP embedded resistive random access memory (RRAM) technology, which began risk production at the end of 2017, completed consumer grade qualification test for 10,000 cycles of endurance in 2018. This technology is fully CMOS (Complementary Metal Oxide Semiconductor) logic compatible for PDK and IP re-use for applications including wireless MCU, IoT and wearable devices. 22nm ULL magnetic random access memory (MRAM) technology progressed well, demonstrated reflow capability and passed JEDEC 168 hours high-temperature operating life (HTOL) reliability validation at the end of 2018. Through IP customization, MRAMs can serve various applications, such as artificial intelligence and eFlash replacement for MCU. TSMC: https://www.tsmc.com/english/dedicatedFoundry/technology/eflash.htm

Outlines

1. Introduction

2. Emerging NVMs: State of the Art

3. Recent work on MRAM

4. Highlight of Energy-aware spintronics

5. Conclusion and Perspective

Recent work of MRAM (1)

MRAM macro building blocks optimization

- Row/Column decoder/driver
- Timing Circuit
- Sensing amplifier
- Reference/current source
- Input/output
- Analog design flow
 Hybrid simulation using Verilog-A MTJ model and SPICE netlist

Recent work of MRAM (2)

Y. Zhou, H. Cai et al, IEEE TCAS-1 2020

□ Self-timed voltage-mode sensing scheme:

MTJ-based loop replica BL timing circuit

- Self-timed <u>sensing scheme</u> dynamically tracking the V_{BL} swing

Y. Zhou, H. Cai et al, IEEE TCAS-2 2020

- MTJ-based Loop Replica BL as <u>device-circuit interaction</u> for PVT-robust sensing

Aging/Temperature monitored built-in self test (BIST)
 Y. Zhou, H. Cai et al Microelec. Rely. 2020
 Self-activated BIST by aging/temperature monitoring scheme

1 New memory access schemes, **2** device-circuit interaction

Recent work of MRAM (3)

Macros	Flash-like	SRAM-like
Bit-cell	1T-1MTJ	2T-2MTJ
Access time (R/W)	25ns/200ns	12.5ns/40ns
Retention	> 10 years	> 10 years
Endurance	> 1M cycles	> 100 M cycles
Energy	1 pJ/bit	1 pJ/bit

2T-2MTJ bit-cell

Perspective 1: computing-in-memory

Perspective 2: EDA-compatible

Emerging memories/new device, EDA-compatible

Intelligent Design of Electronic Assets (IDEA) Posh Open Source Hardware (POSH)

A unified electrical circuit layout generator

- Limited knowledge reuse
- Reliance on scarce resources

- Knowledge embedded in software
- 100% automation
- 24 hour turnaround

IDEA aims to create a "no human in the loop" 24 hour turnaround layout generator for System-On-Chips, System-In-Packages, and Printed Circuit Boards.

Outlines

1. Introduction

2. Emerging NVMs: State of the Art

3. Recent work on MRAM

4. Highlight of Energy-aware spintronics

5. Conclusion and Perspective

Energy-aware spintronics – device level

□ Interplay switching of MRAM bit-cell

Energy-aware spintronics – circuit level

MRAM-on-FDSOI design strategy

Body-bias generator methodFlip-well method

The programmable body-bias generator (BBG) with a stepsize of 100 mV is used to generate VCMA pulse and forward body-bias voltage

Energy-aware spintronics – system level

Speculative strategy, approximate MRAM

- Conventional common writing timing waits the weak bit-cell as Unnecessary power consumption
- Proposed Speculative scheme uses weak bitcell to monitor the writing operation as PVT tracking writing timing circuit

High-precission processing unit

Mixed precision MRAM

Outlines

 1. Introduction

 2. Emerging NVMs: State of the Art

 3. Recent work on MRAM

4. Highlight of Energy-aware Circuits

5. Conclusion and Perspective

Conclusions and perspective

- COVID-19 is an interlude event in the research work.
- MRAM could be the next-generation working memory, to replace eFlash and L3 cache. Now the major stumbling block is the 'cost'.
- □ Multi-level interaction design is an important methodology for MRAM
- □ Foundry (industry) can boost research.